Match both error and syntax error in verilog
This commit is contained in:
parent
572c877a69
commit
93cd44e2ec
@ -25,7 +25,7 @@ function! ale_linters#verilog#iverilog#Handle(buffer, lines)
|
||||
endif
|
||||
|
||||
let l:line = l:match[1] + 0
|
||||
let l:type = l:match[2] ==# 'error' ? 'E' : 'W'
|
||||
let l:type = l:match[2] =~# 'error' ? 'E' : 'W'
|
||||
let l:text = l:match[2] ==# 'syntax error' ? 'syntax error' : l:match[4]
|
||||
|
||||
call add(l:output, {
|
||||
|
Loading…
Reference in New Issue
Block a user