* improve-verilator-support * fix for linter
This commit is contained in:
parent
f412b4f96f
commit
74e7a283c0
@ -10,7 +10,7 @@ function! ale_linters#verilog#verilator#Handle(buffer, lines)
|
|||||||
" %Warning-UNDRIVEN: test.v:3: Signal is not driven: clk
|
" %Warning-UNDRIVEN: test.v:3: Signal is not driven: clk
|
||||||
" %Warning-UNUSED: test.v:4: Signal is not used: dout
|
" %Warning-UNUSED: test.v:4: Signal is not used: dout
|
||||||
" %Warning-BLKSEQ: test.v:10: Blocking assignments (=) in sequential (flop or latch) block; suggest delayed assignments (<=).
|
" %Warning-BLKSEQ: test.v:10: Blocking assignments (=) in sequential (flop or latch) block; suggest delayed assignments (<=).
|
||||||
let l:pattern = '^%\(Warning\|Error\)[^:]*:[^:]\+:\(\d\+\): \(.\+\)$'
|
let l:pattern = '^%\(Warning\|Error\)[^:]*:\([^:]\+\):\(\d\+\): \(.\+\)$'
|
||||||
let l:output = []
|
let l:output = []
|
||||||
|
|
||||||
for l:line in a:lines
|
for l:line in a:lines
|
||||||
@ -20,10 +20,12 @@ function! ale_linters#verilog#verilator#Handle(buffer, lines)
|
|||||||
continue
|
continue
|
||||||
endif
|
endif
|
||||||
|
|
||||||
let l:line = l:match[2] + 0
|
let l:line = l:match[3] + 0
|
||||||
let l:type = l:match[1] ==# 'Error' ? 'E' : 'W'
|
let l:type = l:match[1] ==# 'Error' ? 'E' : 'W'
|
||||||
let l:text = l:match[3]
|
let l:text = l:match[4]
|
||||||
|
let l:file = l:match[2]
|
||||||
|
|
||||||
|
if(l:file =~# '_verilator_linted.v')
|
||||||
call add(l:output, {
|
call add(l:output, {
|
||||||
\ 'bufnr': a:buffer,
|
\ 'bufnr': a:buffer,
|
||||||
\ 'lnum': l:line,
|
\ 'lnum': l:line,
|
||||||
@ -33,6 +35,7 @@ function! ale_linters#verilog#verilator#Handle(buffer, lines)
|
|||||||
\ 'type': l:type,
|
\ 'type': l:type,
|
||||||
\ 'nr': -1,
|
\ 'nr': -1,
|
||||||
\})
|
\})
|
||||||
|
endif
|
||||||
endfor
|
endfor
|
||||||
|
|
||||||
return l:output
|
return l:output
|
||||||
@ -42,6 +45,6 @@ call ale#linter#Define('verilog', {
|
|||||||
\ 'name': 'verilator',
|
\ 'name': 'verilator',
|
||||||
\ 'output_stream': 'stderr',
|
\ 'output_stream': 'stderr',
|
||||||
\ 'executable': 'verilator',
|
\ 'executable': 'verilator',
|
||||||
\ 'command': g:ale#util#stdin_wrapper . ' .v verilator --lint-only -Wall -Wno-DECLFILENAME',
|
\ 'command': g:ale#util#stdin_wrapper . ' _verilator_linted.v verilator --lint-only -Wall -Wno-DECLFILENAME',
|
||||||
\ 'callback': 'ale_linters#verilog#verilator#Handle',
|
\ 'callback': 'ale_linters#verilog#verilator#Handle',
|
||||||
\})
|
\})
|
||||||
|
Loading…
Reference in New Issue
Block a user