ale/ale_linters/verilog/verilator.vim

51 lines
1.8 KiB
VimL
Raw Normal View History

2016-10-09 02:32:31 +00:00
" Author: Masahiro H https://github.com/mshr-h
" Description: verilator for verilog files
2016-10-08 12:38:31 +00:00
function! ale_linters#verilog#verilator#Handle(buffer, lines)
" Look for lines like the following.
"
" %Error: addr_gen.v:3: syntax error, unexpected IDENTIFIER
" %Warning-WIDTH: addr_gen.v:26: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '20'h0' generates 20 bits.
" %Warning-UNUSED: test.v:3: Signal is not used: a
" %Warning-UNDRIVEN: test.v:3: Signal is not driven: clk
" %Warning-UNUSED: test.v:4: Signal is not used: dout
" %Warning-BLKSEQ: test.v:10: Blocking assignments (=) in sequential (flop or latch) block; suggest delayed assignments (<=).
let l:pattern = '^%\(Warning\|Error\)[^:]*:\([^:]\+\):\(\d\+\): \(.\+\)$'
let l:output = []
2016-10-08 12:38:31 +00:00
for l:line in a:lines
let l:match = matchlist(l:line, l:pattern)
2016-10-08 12:38:31 +00:00
if len(l:match) == 0
continue
endif
let l:line = l:match[3] + 0
let l:type = l:match[1] ==# 'Error' ? 'E' : 'W'
let l:text = l:match[4]
let l:file = l:match[2]
2016-10-08 12:38:31 +00:00
if(l:file =~# '_verilator_linted.v')
call add(l:output, {
\ 'bufnr': a:buffer,
\ 'lnum': l:line,
\ 'vcol': 0,
\ 'col': 1,
\ 'text': l:text,
\ 'type': l:type,
\ 'nr': -1,
\})
endif
2016-10-08 12:38:31 +00:00
endfor
return l:output
2016-10-08 12:38:31 +00:00
endfunction
call ale#linter#Define('verilog', {
2016-10-08 12:38:31 +00:00
\ 'name': 'verilator',
\ 'output_stream': 'stderr',
\ 'executable': 'verilator',
\ 'command': g:ale#util#stdin_wrapper . ' _verilator_linted.v verilator --lint-only -Wall -Wno-DECLFILENAME',
2016-10-08 12:38:31 +00:00
\ 'callback': 'ale_linters#verilog#verilator#Handle',
\})